Abstract
Introduction
Advanced system-on-a-chip (SoC) VLSIs much benefit from mixed-signal integration of analog functional sub-systems for such as ADC/DAC and RF with highspeed/large-scale digital signal processing cores on a single Si die. However, time-to-market designs need reliable ways to estimate mixed-signal circuit performance with the effect of digital-to-analog substrate crosstalk [1, 2] especially in closing physical designs.
This paper proposes a suite of substrate noise analysis methodologies that includes chip-level substrate modeling based on fundamental matrix (F-matrix) computation and digital-substrate noise injection modeling based on rapid yet accurate power-supply current waveform estimation.
We applied the methodologies to a 0.6-µm CMOS test chip in which conventional and reduced-substrate noise CMOS digital circuits were embedded with a highly linear substrate noise detector. Simulation results are compared with measurements with a 100-ps 100-µV resolution.
Full-chip substrate noise analysis
The substrate crosstalk is a phenomenon where noises injected into a common substrate by digital circuits propagate toward embedded analog circuits and leak to analog signal paths, which finally interfere with analog operation and degrade analog circuit performance. Such noise, generally referred to as a substrate noise, has a waveshape closely correlating with a change in logic activity in a digital circuit, and more complicatedly, is considerably attenuated when propagating through a Si substrate.
The goal of substrate noise analysis is to estimate the change in substrate voltage quantitatively both in time and space domains in the vicinity of victim analog circuits [3, 4] . However, great difficulties in performing fullchip substrate noise analysis are due mainly to dealing with the hundred thousands of gate elements in digital circuits and the millions of connections between ground wirings and a substrate on the surface, which are non-uniformly distributed within the die area of up to 20-mm square. Therefore, we need macro-modeling techniques for digital circuits as noise injectors and also for a substrate and surface power-supply/ground wiring systems as transmitting media, on the basis of general understandings on substrate noise properties. Our proposed techniques are outlined in following sections.
Note that one can predict the response of an analog circuit to substrate noise through conventional time-domain circuit simulation, where the circuit senses the noise mainly through the back-gate effect of MOSFETs and capacitive coupling of parasitic components.
Chip-level substrate modeling using F-matrix computation
We can deal with a silicon substrate as an equivalent resistive mesh, as long as the frequency of interest is within a few giga-hertz. However, accurate analysis requires a finer mesh, which demands a greater analysis time and memory and is of less practical use.
Network reduction methods such as [5] can involve mesh nodes other than some of explicitly designated surface analysis nodes into a transfer matrix and thus remove them from an actual nodal matrix for circuit simulation, without loss of accuracy. We have developed a chip-level substrate modeling technique which uses fundamental matrix (F-matrix) computation in conjunction with such the network reduction principle and provides a general way to compute an admittance matrix of the explicit analysis nodes for a substrate with surface ground-wiring systems [6] . The computed admittance matrix can be easily transformed to netlists compatible with conventional circuit simulators such as SPICE.
A multi-terminal F-matrix relates voltage V 2 and current I 2 of n output terminals to those of n input terminals V 1 and I 1 as follows:
Cascading F-matrices of sub-circuits gives a synthesized system F-matrix as shown in Fig. 1 where all of the intermediate nodes are included to a single F-matrix, which is the most attractive feature of the F-matrix computation. The F-matrix of the m-stage cascaded circuits is described as follows:
where F 1 , F 2 , · ··, F m denote F-matrices of sub-circuit networks, and F cas the synthesized matrix. All of these matrices have n input and n output terminals. We can deal with a chip as a resistive network in alternate piles of horizontal and vertical layers, as Fig. 2 shows. Since an F-matrix can be defined for each of the layer, a chip-level F-matrix cascade can be formed as follows:
where (V top , I top ) stand for the voltage and current of n nodes on the chip surface, (V btm , I btm ) those on the chip bottom, F h,wire a horizontal F-matrix for a ground wiring system, F v,con a vertical F-matrix for ties between the ground wirings and substrate, F h and F v horizontal and vertical F-matrices within a substrate mesh, respectively. From the Kirchhof's laws, we can find I 1 = I 2 in determining vertical and V 1 = V 2 in determining horizontal F-matrices, respectively, and obtain general forms of Fmatrices as follows:
Here, A, B are sub-matrices representing vertical resistive elements determining vertical voltage differences and horizontal resistive elements determining horizontal currents induced from voltage differences from four neighboring nodes, respectively, and E an identity matrix. Although the synthesized system F-matrix relates (V, I) of all the surface nodes to those of the bottom nodes, we choose a few of the nodes as explicit analysis nodes for connecting the substrate to active circuits and system power-supply/ground terminals and leave the other nodes floated, in macroscopic treatments. Further network reduction can be performed in converting the F-matrix to a Y-matrix of the explicit analysis nodes under a condition where I top−floated = 0 and I btm−floated = 0 for the other floated nodes. The final form of the chip-level substrate model is a SPICE compatible sub-circuit netlist, where the ports corresponding to the explicit analysis nodes are fully connected each other with the resistors constituting the Ymatrix.
Note that the proposed chip-level substrate modeling technology with the F-matrix computation considerably reduces the size of the nodal matrix of a chip-level resistive mesh network in an error-free way, except for round-off errors in actual computing.
Digital substrate noise injection modeling
The leakage of voltage bounce on power-supply/return rails into a substrate is the most dominant source of substrate noises in large-scale digital circuits [7] . This fact naturally indicates that a precise expression of power-supply current waveforms in digital circuits must be key in simulating the substrate noise injection, since the interaction of the current with power-supply parasitic impedance results in the bounce.
We have developed a time-series divided parasitic capacitance (TSDPC) model shown in Fig. 3(c) , where a digital circuit is equivalently expressed as a series of capacitors to be charged by an external power source [8] . Groups of capacitances parasitic to gate elements switching in rise and those in fall in the digital circuit are defined as ΣC ↑ , ΣC ↓ , respectively. Each of the active gate element involves both charging (C ch ) and discharging (C dis ) capacitances in both of the switching directions, as shown in Figs. 3(a) and (b). Here, the discharging process is mostly completed through local shorts formed in MOSFETs with channel resistance. On the other hand, sub-nano second logic switching operation is mostly completed through charge redistribution, where stably charged capacitances work as locally distributed charge reservoirs which rapidly feed charges to the charging capacitors. The primal role of external power sources is to feed charges equal to ΣC ch ·V dd to the circuit, and it consumes the entire energy of ΣC ch ·V 2 dd required from completing logic operations in this process. While the loss of charges due to sub-threshold leakage and short-circuit currents shares other parts of power consumption, its effect on the noise injection is minor. Now we introduce a time division to the continuous distribution of logic transitions in a digital circuit. The charging capacitance is integrated in every time interval of nT ∼ nT + T , where T and n stand for the period and the number of the interval, respectively. The resulting timeseries capacitances of {C ch,↑ (nT ),C ch,↓ (nT )} is the TSDPC model of the circuit. This model generation is required once per an input vector for the circuit, however, which can be A compact time-domain power-supply current estimator is formed by connecting the model with a power-supply parasitic impedance network and a stable parasitic capacitor C s between the circuit and the external power source, as shown in Fig. 3(c) . The size of C s can be roughly equal to the total sum of parasitic capacitances between power-supply and ground terminals of the circuit and on-chip de-caps. The model greatly reduces the cost of computation since only a few passive components are to be solved in every sim-ulation steps while maintains the accuracy comparable to full-transistor level circuit simulation. In addition, once a TSDPC model is generated, it can be re-used for simulating power-supply current with the power-supply networks with various component values or even in different topologies, since the model simply provides the amount of charges required per every time interval from a digital circuit. Figure 4 shows substrate noise injection models, where reduced-substrate noise designs including separate guard wiring (SGW) CMOS and reduced supply bounce (RSB) CMOS [8] employ the same TSPDC model as well as in a conventional design. The voltage bounce induced at parasitic impedances on return wirings appears as the substrate noise through distributed P + substrate contacts on the surface of a P-type substrate. Guard wirings for substrate/well ties are isolated from the bouncing power-supply/return rails in the SGW-CMOS, which is often used in highperformance mixed-signal design. On the other hand, the variation of power-supply current is suppressed by intentionally inserted RC-time constants between local and main power-supply/return rails in the RSB-CMOS, which considerably reduces the voltage bounce. TSDPC modeling provides reliable estimates of noise amplitude for these circuit topologies and helps to choose and/or optimize the reduced noise designs.
Design of substrate noise test chip
A test chip shown in Fig. 5(a) was fabricated in a 0.6-µm CMOS DPTM technology with a P-type bulk substrate. It includes arrays of a noise source circuit comprising two 8-bit CMOS input registers and an 8-bit CMOS full adder followed by an output register as described in Fig. 5(b) , and a highly linear substrate noise detector (SF+LC). The arrays each includes 10 pieces of the identical CMOS circuit while uses conventional, SGW, and RSB topologies at physical level design. Power-supply wirings are separated among the arrays. The number of the circuits to activate is controllable. The power-supply voltage of 3.3 V was used.
The chip has the area of 4.5 mm × 4.5 mm mostly occupied by the arrays and the detector senses the substrate noise locally at its position. Therefore, it is necessary to apply the chip-level substrate modeling technique for analyzing substrate noises with the effect of propagation decay.
Simulation and measurements
We generated a set of TSDPC models of the noise source circuit with various input binary data to the registers from transistor-level circuit simulation results. Simulated substrate noise waveforms at the source, thus without a substrate model, show obvious peaks strongly correlating with clock edges while have negligibly small dependence of the noise intensity on the input bit patterns. This reasonably indicates that the most of logic activity comes from gating in flip-flops and internal clock drivers. Therefore, one of the TSDPC models represents the noise source circuit in following full-chip substrate noise analysis. The mesh size of 151 × 151 × 6 was chosen and Fmatrices of F h and F v with 151 × 151 nodes were defined for all layers identically inside the bulk substrate. Figure 6 shows a simplified ground wiring system of the chip used for defining the surface F-matrices of F h,wire and F v,con , where parts of the wirings and substrate contacts within every mesh region are used for determining the resistance of mesh elements. We designated 54 explicit analysis nodes all on the surface, including 1 node per 5 noise source circuits for every array, 1 node for the noise detector, and the others for ties to the system ground. The chip backside was floated in assembly.
A system-level substrate noise simulation model shown in Fig. 7 is described in a SPICE compatible netlist, which includes the chip-level substrate model, noise source circuits (TSDPC models), a noise detector, and external power sources. We inserted an inductor of 1 nH and a resistor of 1 Ω in series to every connections between ports and power sources as well as the system ground, in order to involve parasitic impedance networks resulting from the chip assembly. Figure 8 shows substrate noise waveforms simulated with the model by a SPICE simulator and those actually measured in a 100-ps 100-µV resolution by the measurement system that we have established on a mixed-signal IC tester [8] . The noises from the reduced noise design using the RSB-CMOS are also shown. Simulated and measured waveshapes are well consistent especially in primal frequency components correlating with the clock edges and peak-to-peak noise amplitudes. Differences in detailed structure arise dominantly from the simplified models of parasitic impedance networks. We found the attenuation ratio of roughly 9.5 dB for the substrate noise propagat- ing from the conventional CMOS noise sources, which locate most distant from the detector as shown in Fig. 5(a) . These analyses costed only 7-MByte memory and 80-sec CPU time per a waveform with a PA8500-440MHz microprocessor. Figure 9 compares simulated and measured peak-topeak noise amplitudes for different numbers of active noise source circuits, which match roughly with the error of 10%. Note that the noise amplitude in the RSB-CMOS seems to be smaller than the lower limit of the measurements due to
